

Señores

DIVISION DE SIGNOS DISTINTIVOS

SUPERINTENDENCIA DE INDUSTRIA Y COMERCIO

Bogotá, D.C.

SUPERINDUSTRIA Y COMERCIO
Radicación : 62373259 62373259 Folios: 57
Fecha (RCO): 2023-11-27 10:43:23
Trámite : CSE PATENTES D 1 REGISTRADO/ 329 COMPLETOS
Dependencia: 2023 DIVISION DE SIGNOS DISTINTIVOS

Re.: Expediente No. 000-73.259

SOLICITUD DE PATENTE

TELEFONAKTIEBOLAGET LM ERICSSON

Debidamente traducida, adjunto acompaño la copia oficial de la solicitud de patente básica Sueca No. 9903532-1, la cual le solicito agregar a este expediente para los efectos legales respectivos.

De Usted atentamente,

GERMAN CASTILLO GRAU

T.P. No. 2.978 del C.S.J.

PRV

PATENT- OCH REGISTRERINGSVERKET
Patentavdelningen

130

Intyg Certificate



Härmed intygas att bifogade kopior överensstämmer med de handlingar som ursprungligen ingivits till Patent- och registreringsverket i nedannämnda ansökan.

This is to certify that the annexed is a true copy of the documents as originally filed with the Patent- and Registration Office in connection with the following patent application.

(71) *Sökande* *Jiren Yuan, Lund SE*
Applicant (s)

(21) *Patentansökningsnummer* *9903532-1*
Patent application number

(86) *Ingivningsdatum* *1999-09-28*
Date of filing

Stockholm, 2000-11-01

För Patent- och registreringsverket
For the Patent- and Registration Office

Asa Dahlberg
Asa Dahlberg

Avgift
Fee *170:-*

PATENT- CH
REGISTRERINGSVERKET
SWEDEN

Postadress/Adress
Box 5055
S-102 42 STOCKHOLM

Telefon/Phone
+46 8 762 25 00
Vx 08-762 25 00

Telex
17075
PATOREG S

Telefax
+46 8 688 02 88
08-688 02 88

VERSATILE CHARGE SAMPLING CIRCUITS**ABSTRACT**

A charge sampling (CS) circuit samples a signal by integrating its current in a given time window, and the resulting charge represents the signal sample at the center time of the window. A band pass charge sampling (BPCS) circuit consists of two switches, a weighting-and-sampling (W&S) element, an integrator, and a control signal generator generating a clock, an inverse clock, a W&S signal and a resetting signal. Two ends of a differential signal are applied to the two switch inputs respectively. The two switches, controlled by the clock and the inverse clock respectively, are turned on alternately. Both switch outputs are fed to the W&S element input. The output of W&S element is fed to the integrator input. It works in three successive phases: resetting, sampling and holding. During the resetting phase, the integrator is reset by the resetting signal. Each sampling phase includes n clock cycles, during which the signal current is weighted in the W&S element and integrated in the integrator. During the holding phase, the integrator output is held. The CS and the BPCS circuits can have their differential and parallel versions. The sampling capacitors used in the CS and the BPCS circuits are much larger than that used in a voltage sampling circuit, resulting in low noise and low charge and clock feed-through. The BPCS circuit is simultaneously a filter, a mixer and a sampler, capable of working at radio frequencies. The center frequency, the bandwidth and the adjacent selectivity can be set by the clock frequency, the number n and the shape of W&S signal, particularly useful for front-end sampling radio receiver and system-on-chip.

BACKGROUND OF THE INVENTION

Voltage sampling is traditionally used for analog-to-digital (A/D) conversion. In a voltage sampler, a sampling switch is placed between a signal source and a capacitor. Between two sampling moments, the capacitor voltage tracks the signal voltage accurately. At the sampling moment, the switch is turned off to hold the capacitor voltage. The two processes become increasingly difficult when the signal frequency increases. For a given accuracy, thermal noise and switching noise set a minimum allowable capacitance while the tracking speed set a maximum allowable capacitance or switch resistance. It becomes impossible when the maximum is smaller than the minimum. Moreover, the clock jitter and finite turning-off speed (nonzero sampling aperture) make the sampling timing inaccurate. In fact, the bandwidth of a voltage sampling circuit must be much larger than the signal bandwidth. This makes direct sampling of high frequency radio signal extremely difficult. Sub-sampling can reduce the sampling rate but not the bandwidth of sampling circuit and not the demands on small clock jitter and small sampling aperture.

This invention uses charge sampling instead of voltage sampling. It does not track the signal voltage but to integrate the signal current. The bandwidth of charge sampling circuits does not have to be much larger than the signal bandwidth. The capacitor used to collect the charge can have very large capacitance to limit noises. Another important background is that for a radio signal, no matter how high is the carrier frequency, the signal bandwidth (the base band) remains a small fraction of the full band between DC to the carrier frequency. It is therefore unnecessary to convert the full band but just the band with the signal. The invented BPCS circuit fulfills this function exactly. In short, it is simultaneously a filter, a mixer and a sampler, particularly useful for front-end sampling radio receiver and system-on-chip.

Huvudförfattaren Kesson

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1A is a charge sampling (CS) circuit, and FIG. 1B and FIG. 1C are its working waveforms and frequency response respectively;
 FIG. 2A is a band pass charge sampling (BPCS) circuit, and FIG. 2B is its working waveforms;
 FIG. 3 is a differential BPCS circuit;
 FIG. 4 is a parallel differential BPCS circuit;
 FIG. 5 is an illustration of the filter function;
 FIG. 6A and FIG. 6B are the ideal frequency response and output sample waveforms of a constant-weighting BPCS circuit with $n=10$ respectively;
 FIG. 7A and FIG. 7B are the ideal frequency responses of a constant-weighting BPCS circuit with $n=50$ and $n=500$ respectively;
 FIG. 8A and FIG. 8B are the ideal frequency responses of a linear-weighting BPCS circuit with $n=50$ and $n=500$ respectively;
 FIG. 9A and FIG. 9B are the ideal frequency responses of a Gauss-weighting BPCS circuit with $n=75$, $n=87$, $n=750$ and $n=870$ respectively;
 FIG. 10 is a differential BPCS circuit implementation;
 FIG. 11A and FIG. 11B are the implementation with $n=10$ in constant weighting at 1000 MHz and the resulting frequency response respectively;
 FIG. 12A and FIG. 12B are the implementation with $n=59$ in linear weighting at 1000 MHz and the resulting frequency response respectively;
 FIG. 13A and FIG. 13B are the implementation with $n=599$ in linear weighting at 1000 MHz and the resulting frequency response respectively;
 FIG. 14A and FIG. 14B are single ended and differential active integrators respectively;
 FIG. 15 is a two-step BPCS circuit; and
 FIG. 16 is a front-end sampling radio receiver architecture.

DETAILED DESCRIPTION OF THE DRAWINGS

1. In FIG. 1A, a charge sampling (CS) circuit 1 is shown. It consists of a sampling switch 2, an integrator 3 and a control signal generator 4 generating a sampling signal and a resetting signal. The shown type of the integrator 3 consists of a capacitor 3-1, a resetting switch 3-2 and an optional resistor 3-3. The integrator 3 may be in other types. An analog signal is applied to the input of the sampling switch 2. The charge sampling process involves three successive phases: resetting, sampling (t_1 to t_2) and holding. The time from t_1 to t_2 is defined as the sampling window. FIG. 1B shows its working waveforms. During the resetting phase, only the resetting switch 3-2 is turned on and the capacitor 3-1 is reset. During the sampling phase, only the sampling switch 2 is turned on, and the signal current is integrated onto the capacitor 3-1. The time constant is large enough to be able to obtain a linear charging when the signal comes from a voltage source (the usual case). If the on-resistance of the switch 2 is too small, the optional resistor 3-3 can be added. During the holding phase, both switches are in off-state, and the output voltage of the integrator 3 is held for further use. A pair of CS circuits can be used together to produce differential outputs to cancel common mode effects, using a differential input signal and sharing the control signal generator 4. The CS circuits or circuit pairs can be used in parallel to increase the sampling rate and to make the time interval between two sampling points possibly less than the sampling window, by time-interleaving both sampling and resetting signals. The signal current can be represented as $I(t)=\sum I_i \sin(\omega_i t + \phi_i)$, $i=1, 2, \dots, m$. The total integrated charge is $Q=\sum Q_i$, where $Q_i=(I_i/\omega_i)(\cos(\omega_i t_1 + \phi_i) - \cos(\omega_i t_2 + \phi_i))$. If t_c is the center time of the sampling window, and $2\Delta t=(t_2 - t_1)$ is the window width, $Q_i=(2\sin(\omega_i \Delta t)/\omega_i) I_i \sin(\omega_i t_c + \phi_i) = 2\Delta t (\sin(\omega_i \Delta t)/(\omega_i \Delta t)) I_i \sin(\omega_i t_c + \phi_i)$. Compared with the instant

Huvudsaken Kosson

value of the i th component at t_s , $i(t_s) = I_i \sin(\omega_i t_s + \phi_i)$, the difference is $k_i = 2\Delta t (\sin(\omega_i \Delta t) / (\omega_i \Delta t))$, a sampling coefficient depending on frequency ω_i and Δt . With this coefficient, the i th frequency component has been precisely sampled at time t_s . Since all frequency components are sampled at t_s , the total charge on the capacitor naturally represents the signal sample at t_s , i.e. t_s is the equivalent sampling time point. The frequency response of the CS circuit depends on the function $\sin(\omega_i \Delta t) / (\omega_i \Delta t)$, shown in FIG. 1C. Its 3 dB bandwidth equals $\Delta f_{3dB} = 1.4 / (2\pi \Delta t)$, i.e. 1 GHz for a sampling window of 450 ps, independent of resolution. For voltage sampling, however, the sampling aperture must be smaller than 1 ps for an 8-bit resolution at 1 GHz. Since the function $\sin(\omega_i \Delta t) / (\omega_i \Delta t)$ is well defined, frequency compensation becomes possible. One way is to let the analog signal pass through a network with a frequency response of $(\omega_i \Delta t) / \sin(\omega_i \Delta t)$ before sampling. An alternative is to use digital signal processing (DSP) after A/D conversion to compensate the frequency response.

2. In FIG. 2A, a band-pass charge sampling (BPCS) circuit 5 is shown. It consists of two switches 2A and 2B, a weighting-and-sampling (W&S) element 6, an integrator 3 and a control signal generator 7 generating a clock, an inverse clock, a W&S signal and a resetting signal. Two ends of a differential analog signal are applied to the inputs of switches 2A and 2B respectively. The switches 2A and 2B, controlled by the clock and the inverse clock respectively, are turned on alternately. Both outputs of switch 2A and 2B are fed to the input of W&S element 6. The current passing through the W&S element 6 is controlled by the W&S signal. The output of W&S element 6 is fed to the input of integrator 3. Three successive phases are involved for each BPCS process: resetting, sampling and holding. FIG. 2B shows the working waveforms. During the resetting phase, the integrator is reset. Each sampling phase includes n clock cycles forming a sampling window. The signal current through W&S element equals zero outside the sampling window and is weighted according to the weighting function (constant, linear, Gauss or other functions) within the sampling window. The weighting function depends on the combination of the W&S element 6 and the W&S signal. The three W&S signals shown in FIG. 2B, corresponding to the three weighting functions (constant, linear and Gauss) are specifically used for a W&S element in which the current is linearly controlled by the W&S signal. During the holding phase, the output voltage of integrator 3 is held for further use.
3. In FIG. 3, a differential BPCS circuit 8 is shown. It consists of four switches 2A, 2B, 2C and 2D, a differential W&S (D-W&S) element 9, a differential integrator 10, and a control signal generator 7, as connected. The shown type of D-W&S element 9 consists of two parallel W&S elements 6A and 6B, and the shown type of differential integrator consists of two parallel integrators 3A and 3B. The D-W&S element 9 and the differential integrator 10 may be in other types. The differential BPCS circuit 8 works in the same way as the single ended BPCS circuit 5 except to produce two outputs differentially. The differential BPCS circuit 8 effectively cancels the common mode effects and gives more accurate results.
4. In FIG. 4, a parallel differential BPCS circuit 11 is shown. It consists of four switches 2A, 2B, 2C and 2D, a number of D-W&S elements 9A, 9B, ..., 9X, a number of differential integrators 10A, 10B, ..., 10X, a multiplexer (MUX) 12 and a control signal generator 13, as connected. Each pair of the D-W&S element and the differential integrator, 9A+10A, 9B+10B, ..., 9X+10X, together with the switches 2A, 2B, 2C and 2D work in the same way as the differential BPCS circuit 8. The W&S signals and the resetting signals to these pairs, generated by the control signal generator 13, are evenly time-interleaved. The MUX 12 multiplexes the outputs of the differential integrators 10A, 10B, ..., 10X to the differential outputs when they are in the holding phase, controlled by the multiplexing signals from the control signal generator 13. As a whole, the parallel BPCS circuit gives a higher sampling rate and makes the

1999-09-28

-5-

134

Huvudsaken Kovan

time interval between two successive sampling points possibly less than the sampling window. If switches 2C and 2D are removed, and the differential W&S elements and the differential integrators are replaced by single-ended versions, it becomes a parallel single-ended BPCS circuit.

5. In FIG. 5, the filter function of the BPCS circuits is illustrated. From top-down, the frequency increases from DC to $3f_c$, where f_c is the clock frequency. Note that during the negative clock phase the same signal is connected oppositely, which is reflected in the diagram by changing the signal sign. The normalized amplitudes of resulting charges, i.e. the sums of the areas, integrated in n clock cycles are listed in FIG. 5 respectively. It is obvious that for input signals with frequencies much higher or lower than f_c , the charges cancel each other almost completely, resulting in nearly zero output. For input signals with certain frequencies like $f_c/4$, $f_c/2$, $2f_c$, ..., the charges are completely cancelled no matter what are their phases. For input signals with frequencies near to f_c , the charges are only partly cancelled. When $f_{in}=f_c$, the charges are fully added each other if it is in-phase with f_c while fully cancelled when it is in $\pi/2$ phase with f_c (not shown in FIG. 5). There is a bandwidth in which the signal charges can be effectively integrated. Outside the bandwidth, the signal charges are either completely or substantially cancelled. This is obviously a filter function. It means that the noise with frequencies outside the bandwidth will be cancelled as well.
6. In FIG. 6A, the ideal frequency response of a BPCS circuit is shown, corresponding to a mathematically accurate integration of the signal current in the sampling window. In FIG. 6A, $n=10$ and constant-weighting are assumed, meaning that the weight of the current is kept constant in the 10-clock-cycle sampling window. FIG. 6A shows the frequency response from $f_{in}=0$ to $f_{in}=8f_c$, where the y-axis is the maximum output amplitude of different frequency components normalized by the maximum output amplitude in the whole frequency range while the x-axis is input frequencies normalized by f_c . It can be seen that the same frequency response is repeated after $f_{in}>2f_c$ but with lower amplitudes. The output frequency f_{out} equals $|f_{in}-(2p-1)f_c|$ for $2(p-1)f_c \leq f_{in} \leq 2pf_c$, where p is an integer (≥ 1). When $f_{in}=(2p-1)f_c$, the output is a DC voltage, and its amplitude depends on the phase relation of f_{in} and f_c . For a given p , the same output frequency is obtained for input frequencies $f_{in1} (<(2p-1)f_c)$ and $f_{in2} (>(2p-1)f_c)$ when $(2p-1)f_c - f_{in1} = f_{in2} - (2p-1)f_c$, but their phases are different. FIG. 6B shows the output sample waveforms at different input frequencies with $f_c=1000$ MHz and both I (solid line) and Q (dots) phases. It shows that the BPCS circuit is a filter, a mixer and a sampler simultaneously.
7. In FIG. 7A and FIG. 7B, the ideal frequency responses of a constant-weighting BPCS circuit with $n=50$ and $n=500$ are shown respectively. FIG. 7A shows the frequency response with $n=50$ in the range of $0 < f_{in} < 2f_c$ and in the fine range of $0.95f_c < f_{in} < 1.05f_c$. FIG. 7B shows the frequency response with $n=500$ in the range of $0 < f_{in} < 2f_c$ and in the fine range of $0.995f_c < f_{in} < 1.005f_c$. It can be seen that $\Delta f_{3dB}=0.018f_c$ with $n=50$ and $\Delta f_{3dB}=0.0018f_c$ with $n=500$, i.e. the bandwidth is inversely proportional to n . The amplitudes of far-end frequency components are reduced with the increase of n , but the maximum adjacent peaks in both cases remain almost unchanged, around -13 dB.
8. In FIG. 8A and FIG. 8B, the ideal frequency responses of a linear-weighting BPCS circuit with $n=50$ and $n=500$ are shown respectively. Linear-weighting means that during the sampling phase the weight of the current is first linearly increase and then linearly decrease, symmetric to the center of the sampling window. FIG. 8A shows the frequency response with $n=50$ in the range of $0 < f_{in} < 2f_c$ and in the fine range of $0.9f_c < f_{in} < 1.1f_c$. FIG. 8B shows the frequency response with $n=500$ in the range of $0 < f_{in} < 2f_c$ and in the fine range of $0.99f_c < f_{in} < 1.01f_c$. It can

1999-09-28

-6-

135

Huvudsakliga Kännetecken

be seen that $\Delta f_{3dB}=0.025f_c$ with $n=50$ and $\Delta f_{3dB}=0.0025f_c$ with $n=500$, slightly increasing compared to the constant-weighting cases. The amplitudes of far-end frequency components are rapidly reduced with the increase of n . The maximum adjacent peaks are reduced to -26 dB and -27 dB respectively, compared to those of the constant-weighting cases.

9. In FIG. 9A and FIG. 9B, the ideal frequency responses of a Gauss-weighting BPCS circuit are shown. Gauss-weighting means that during the sampling phase the weight of the current varies according to the Gauss function $\exp(-t^2/2\sigma^2)$ for a given σ , symmetric to the center of the sampling window. The ratio $\Delta t/\sigma$, where Δt is half of the sampling window and σ the standard deviation, is a weighting parameter. FIG. 9A shows the frequency responses of $n=75$ with $\Delta t/\sigma=3.5$ and $n=87$ with $\Delta t/\sigma=4$ respectively in the range of $0 < f_{in} < 2f_c$. The 3 dB bandwidths are both $0.025f_c$. FIG. 9B shows the frequency responses of $n=750$ with $\Delta t/\sigma=3.5$ and $n=870$ with $\Delta t/\sigma=4$ respectively in the range of $0.9f_c < f_{in} < 1.1f_c$. The 3 dB bandwidths are both $0.0025f_c$. The amplitudes of far-end frequency components and the adjacent peaks are substantially reduced with the Gauss-weighting. The maximum adjacent peaks are in the range of -61 dB to -78 dB.
10. In FIG. 10, an implementation 14 of the core of the differential BPCS circuit 8, using n-MOS transistors, is shown. The clocked switches are n-MOS transistors 15A, 15B, 15C and 15D. The W&S elements are n-MOS transistors 16A and 16B. The resetting switches are n-MOS transistors 18A and 18B. The capacitors are on-chip MOS capacitors 17A and 17B. The clocks are in sinuous waves but quasi-square waves can also be used. The implementation 14 works in all CMOS processes. Parameters of a $0.8 \mu\text{m}$ CMOS process, however, is used in the HSPICE simulations. The following three implementations are based on the implementation 14 with particular component values and W&S signal parameters.
11. In FIG. 11A, an implementation 19 with $n=10$ in constant-weighting at $f_c=1000$ MHz is shown. The clocked switches are n-MOS transistors 20A, 20B, 20C and 20D. The W&S elements are n-MOS transistors 21A and 21B. The resetting switches are n-MOS transistors 23A and 23B. They all have the minimum size, $2 \mu\text{m}/0.8 \mu\text{m}$ (width/length). The capacitors are MOS capacitors 22A and 22B, both 40 pF. The width of the constant-weighting W&S signal is 10 ns, corresponding to $n=10$. The maximum differential output sample voltage is around 100 mV. FIG. 11B shows both the theoretical frequency response in solid line and the HSPICE simulated frequency response in dots for $f_{in}=900$ - 1100 MHz. The simulated frequency response is closely in accordance with the theoretical frequency response. In both cases, the maximum adjacent peaks are -13 dB and $\Delta f_{3dB}=18$ MHz.
12. In FIG. 12A, an implementation 24 with $n=59$ in linear-weighting at $f_c=1000$ MHz is shown. The clocked switches are n-MOS transistors 25A, 25B, 25C and 25D, all having an increased size of $10 \mu\text{m}/0.8 \mu\text{m}$. This makes the signal currents dominated by the W&S elements not the switches. The W&S elements are n-MOS transistors 21A and 21B, $2 \mu\text{m}/0.8 \mu\text{m}$. The resetting switches are n-MOS transistors 23A and 23B, $2 \mu\text{m}/0.8 \mu\text{m}$. The capacitors are MOS capacitors 22A and 22B, both 40 pF. The width of the linear-weighting W&S signal is 59 ns, corresponding to $n=59$. The maximum differential output sample voltage is around 100 mV. FIG. 12B shows the theoretical frequency response in solid line and the HSPICE simulated frequency response in dots for $f_{in}=900$ - 1100 MHz. The simulated frequency response is basically in accordance with the theoretical frequency response. Both have $\Delta f_{3dB}=21$ MHz. For the implementation 24, however, the maximum adjacent peak is -30 dB, lower than that of the theoretical response. This is because the conductance of n-MOS transistors 21A or 21B does not vary linearly with the linear W&S signal. The actual weighting function is somewhere between linear and Gauss.

1999-09-28

-7-

Huvudförfattare Kossan

136

13. In FIG. 13A, an implementation 26 with $n=599$ in linear weighting at $f_c=1000$ MHz is shown. The clocked switches are n-MOS transistors 25A, 25B, 25C and 25D, $10\ \mu\text{m}/0.8\ \mu\text{m}$. The W&S elements are n-MOS transistors 27A and 27B, $2\ \mu\text{m}/16\ \mu\text{m}$. Note that the lengths of 27A and 27B are increased to $16\ \mu\text{m}$ to limit the signal current and the capacitor voltage during such a long charging period (599 ns). The resetting switches are n-MOS transistors 23A and 23B, $2\ \mu\text{m}/0.8\ \mu\text{m}$. The capacitors are MOS capacitors 28A and 28B, both 20 pF. The width of the linear weighting W&S signal is 599 ns, corresponding to $n=599$. The maximum differential output sample voltage is around 100 mV. FIG. 13B shows the theoretical frequency response in solid line and the HSPICE simulated frequency response in dots for $f_L=990$ -1010 MHz. The simulated frequency response is basically in accordance with the theoretical frequency response. Both have $\Delta f_{3\text{dB}}=2$ MHz. For the same reason mentioned above, the maximum adjacent peak of the implementation 26 is -30 dB, lower than that of the theoretical response.
14. In FIG. 14A and FIG. 14B, active integrators for improving output swing and linearity are shown respectively. A single ended active integrator 29 is shown in FIG. 14A. It consists of a differential-in-single-out amplifier 30, an inverter 35, a capacitor 31, and switches 32, 33 and 34, as connected. An active integrator always keeps the signal input at virtual ground, eliminating the impact of capacitor voltage on the signal current. The bandwidth of amplifier 30 needs only to cover the signal base-band not the carrier, which makes it feasible. The inverter 35 produces an inverted resetting signal with a delay, using the resetting signal as the input, to control the switch 33 while the resetting signal controls the switches 32 and 34. During the resetting phase, the switches 32 and 34 are turned on, and the switch 33 is turned off. The voltage of capacitor 31 is reset to the input offset voltage of the amplifier 30. During the sampling phase, the switches 32 and 34 are turned off and the switch 33 is turned on. The capacitor 31 is charged by the signal current. In the same time, the offset voltage of the amplifier 30 is cancelled. A differential active integrator 36 is shown in FIG. 14B. It consists of a differential-in-differential-out amplifier 37, two capacitors 31A and 31B, an inverter 35, and switches 32A, 32B, 33A, 33B, 34A and 34B. It works basically in the same way as the integrator 29 except uses a differential input signal and gives differential outputs. The integrator 29 can replace the integrator 3 while the integrator 36 can replace the integrator 10.
15. In FIG. 15, a two-step BPCS circuit 38 is shown. It consists of a first BPCS circuit 39, a chopping circuit 40, an amplifier 41, a second BPCS circuit 42, and a clock signal generator 43 generating a second clock. The first BPCS circuit 39 and the second BPCS circuit 42 can be any type of the BPCS circuits 5, 8, 11, 19, 24 and 26. To the first BPCS circuit 39, two ends of a differential analog signal are applied to its two inputs respectively, and a first clock is applied to its clock input. Signal samples with a first sample rate are produced from the first BPCS circuit 39 and fed to the chopping circuit 40. The samples are chopped symmetrically in time, controlled by the second clock. From the chopping circuit 40, the chopped signal with a new carrier frequency equal to the chopping frequency is fed to the amplifier 41, and the amplified differential signals are fed to two inputs of second BPCS circuit 42 respectively. Controlled by the second clock, the second BPCS circuit 42 produces the final sample output with a second sample rate. The two-step BPCS circuit 38 gives flexibility in performance trade-off. BPCS circuits in more steps can be built based on the two-step BPCS circuit 38.
16. In FIG. 16, a front-end sampling radio receiver architecture 44 is shown. It consists of a low pass filter 45 with $f_{\text{pass}} < 2f_c$, a differential-out low noise amplifier (LNA) 46, two BPCS circuits 47A and 47B, a 90° phase shifter 48, and a local oscillator 49. The radio signal from antenna is applied to the input of the low pass filter 45. The frequency components above $2f_c$ are greatly attenuated. The output of the low pass filter 45 is fed to the LNA 46 to produce differential

1999-09-28

-8-

Huvudförfaren Kesson

outputs with a large enough amplitude. The differential outputs are fed to the inputs of BPCS circuits 47A and 47B simultaneously. In the same time, the I-clock signal produced by the local oscillator 49 is fed to the BPCS circuit 47A while the Q-clock signal reproduced by the 90° phase shifter 48 from the I-clock signal is fed to the BPCS circuit 47B. The BPCS circuits 47A and 47B produce I-samples and Q-samples respectively. The sample outputs can be either converted to digital data immediately or further treated. The BPCS circuits 47A and 47B can be any of the BPCS circuits 5, 8, 11, 19, 24 and 26. The integrators in these circuits can be either passive integrators or active integrators. The radio receiver architecture 44 has filtering, mixing and sampling functions simultaneously at the front-end, which relaxes the performance demands on A/D conversion, avoids analog filters, and highly utilizes the capability of DSP. In principle, any narrow bandwidth, i.e. any high Q value, is possible. The center frequency of the filtering function can be easily programmed. It is indeed a superior radio receiver architecture with a wide application scope.

ADVANTAGES

1. The frequencies of the signals possibly to be sampled by the CS circuits or the BPCS circuits are higher or much higher than that of the voltage sampling circuits at a given accuracy.
2. The sampling capacitors used in the CS circuits or the BPCS circuits are larger or much larger than the ones used in the voltage sampling circuits, giving advantages of low noise and low clock-and-charge feed-through.
3. Each BPCS circuit is simultaneously a filter, a mixer and a sampler, which greatly simplifies a radio receiver.
4. The BPCS circuits are capable of directly working at the radio frequency band, which makes a highly digitized radio receiver with front-end sampling and A/D conversion possible.
5. Both the center frequency and the bandwidth of a BPCS circuit can be easily programmed. The bandwidth can be as narrow as required, equivalent to have an unlimited Q-value.
6. The CS and BPCS circuits are simple and can be easily implemented in CMOS or other processes.
7. This technique is very useful for the purpose of system-on-chip, which requires a simple and highly digitized architecture.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

137

1999-08-28

-9-

139

Huvudkontor Kasean

CLAIMS

1. A charge sampling (CS) circuit and two of its differential versions; and
a CS circuit comprising:

a switch with a signal input, a signal output and a control input, to which an analog signal is applied to the signal input, and a sampling signal is applied to the control input, and in which the signal input is connected with the signal output only when said sampling signal is in the sampling phase, and the signal input is the signal input of said CS circuit; and
an integrator with a signal input, a signal output and a control input, to which the signal output of said switch is applied to the signal input, and a resetting signal is applied to the control input, and in which the current of said analog signal is integrated during said sampling phase, and the integrated charge produces a proportional voltage or current sample at the signal output at the end of said sampling phase, and said sample is held until the resetting phase of said resetting signal begins, and the time interval in between is the holding phase, and a series said samples are produced when said phases are repeated, and the signal output is the signal output of said CS circuit; and

a control signal generator with a clock input, a sampling signal output and a resetting signal output, to which a clock signal is applied to the clock input, and from which said resetting signal is generated at the resetting signal output, and said sampling signal is generated at the sampling signal output, and said resetting phase is followed by said sampling phase and then followed by said holding phase, and said phases are repeated, and in which the clock input is the clock input of said CS circuit; and

if said sampling phase is from times t_1 to time t_2 , said sample represents the instant value of said analog signal at time $t_s = (t_1 + t_2)/2$ and differs from said instant value with a coefficient consisting of a constant part and a frequency dependent part $(\sin(2\pi f_i \Delta t))/(2\pi f_i \Delta t)$, where f_i is the frequency of the i th component of said analog signal and $\Delta t = (t_2 - t_1)/2$, half of the width of said sampling phase; and

a first differential version of said CS circuit comprising:

a first CS circuit and a second CS circuit, to which two ends of a differential analog signal are applied to the signal input of said first CS circuit and the signal input of said second CS circuit respectively, and a clock signal is applied to the clock input of said first CS circuit, and in which the control signal generator of said first CS circuit is shared by said second CS circuit, and the control signal generator of said second CS circuit is omitted, and the signal input of said first CS circuit, the signal input of said second CS circuit, the clock input of said first CS circuit, the signal output of said first CS circuit and the signal output of said second CS circuit become the first signal input, the second signal input, the clock input, the first signal output and the second signal output of said first differential version of CS circuit; and

a second differential version of said CS circuit comprising:

a said first differential version of CS circuit with the inputs and outputs remaining the same names as the inputs and outputs of said second differential version of CS circuit respectively, in which the integrators in the first CS circuit and the second CS circuit of said first differential version of CS circuit are merged into a single differential integrator integrating the differential current of said analog signal and producing differential samples at the first signal output and the second signal output of said second differential version of CS circuit.

2. A band-pass charge sampling (BPCS) circuit and two of its differential versions; and
a BPCS circuit comprising:

1999-09-28

-10-

139

Huvudsaken Krossen

a first switch with a signal input, a signal output and a control input, to which the first end of a differential analog signal is applied to the signal input, and a clock is applied to the control input, and in which the signal input is connected with the signal output only when said clock is in on-state, and the signal input is the first signal input of said BPCS circuit; and

a second switch with a signal input, a signal output and a control input, to which the second end of said differential analog signal is applied to the signal input, and an inverse clock, the inversion of said clock to said first switch, is applied to the control input, and in which the signal input is connected with the signal output only when said second clock is in on-state, and the signal input is the second signal input of said BPCS circuit; and

a weighting-and-sampling (W&S) element with a signal input, a signal output and a control input, to which both the signal output of the first switch and the signal output of said second switch are applied to said signal input, and a W&S signal is applied to the control input, and in which the current of said analog signal passes through said W&S element only when said W&S signal is in the W&S phase containing n cycles of said clocks, and the current of said analog signal is controlled by said W&S signal in constant, linear, Gauss or other weighting functions; and

an integrator with a signal input, a signal output and a control input, to which the output of said W&S element is applied to the signal input, and a resetting signal is applied to the control input, and in which the current of said analog signal is integrated during said W&S phase, and the integrated charge produces a proportional voltage or current sample at the signal output at the end of said W&S phase, and said sample is held until the resetting phase of said resetting signal begins, and the time interval in between is the holding phase, and a series of samples are produced when said phases are repeated, and the signal output is the signal output of said BPCS circuit; and

a control signal generator with a clock input, a clock output, an inverse clock output, a W&S signal output and a resetting signal output, to which a clock signal is applied to the clock input, and from which said clock and said inverse clock are generated at the clock output and the inverse clock output respectively, and said resetting signal is generated at the resetting signal output, and said W&S signal is generated at the W&S signal output, and said resetting phase is followed by said W&S phase and then followed by said holding phase, and said phases are repeated, and the clock input is the clock input of said BPCS circuit; and

said samples represent the base-band content of said analog signal, and the output frequency is $f_{out} = |f_m - (2p-1)f_c|$ for $2(p-1)f_c \leq f_m \leq 2pf_c$, where f_m is one of the frequency components of said analog signal, f_c the frequency of said clock and p an integer of ≥ 1 respectively, and the phase of said output frequency depends on the phase of said f_m and the phase of said f_c , and $p=1$ defines the major frequency response range, and the same shape of frequency response is repeated for $p>1$ but the amplitudes are reduced, and for a given p , the same output frequency is obtained for frequencies $f_{m1} (<(2p-1)f_c)$ and $f_{m2} (>(2p-1)f_c)$ when $(2p-1)f_c - f_{m1} = f_{m2} - (2p-1)f_c$ but with different phases, and the bandwidth and the shape of said frequency responses depend on said n (the larger n , the narrower bandwidth) and said weighting function (constant, linear, Gauss or other functions), and said BPCS circuit is simultaneously a filter, a mixer and a sampler; and

a first differential version of said BPCS circuit comprising:

a first BPCS circuit and a second BPCS circuit, to which two ends of a differential analog signal are applied to the first signal input and the second signal input of said first BPCS circuit respectively, and in which the first signal input and the second signal input of said second BPCS circuit are connected with the second input and the first input of said first BPCS circuit respectively, and the control signal generator of said first BPCS circuit is

1999-09-28

-11-

140

Huvudföreläsningen

shared by said second BPCS circuit, and the control signal generator of said second BPCS circuit is omitted, and the first signal input, the second signal input, the clock input, and the signal output of said first BPCS circuit and the signal output of said second BPCS circuit become the first signal input, the second signal input, the clock input, the first signal output and the second signal output of said first differential version of BPCS circuit; and

a second differential version of said BPCS circuit comprising:

a said first differential version of BPCS circuit with the inputs and the outputs remaining the same names as the inputs and outputs of said second differential version of BPCS circuit, in which the integrators in said first BPCS circuit and said second BPCS circuit are merged into a single differential integrator integrating the differential current of said analog signal and producing differential samples at the first signal output and the second signal output of said second differential version of BPCS circuit.

3. A parallel CS circuit comprising:

a number of CS circuits according to claim 1, in which all first signal inputs are connected together as the first signal input of said parallel CS circuit, and all control signal generators in said CS circuits are omitted, and to which an analog signal is applied to the first signal input of said parallel CS circuit, and with which the parallel CS circuit is in a single ended version; or

a number of first or second differential version of CS circuits according to claim 1, in which all first inputs are connected together as the first signal input of said parallel CS circuit, and all second inputs are connected together as the second signal input of said parallel CS circuit, and all control signal generators of said CS circuits are omitted, and to which two ends of a differential analog signal are applied to the first signal input and the second signal input of said parallel CS circuit respectively, and with which the parallel CS circuit is in a differential version; and

a control signal generator with a clock input, said number of sampling signal outputs, said number of resetting signal outputs and said number of multiplexing signal outputs, to which a clock signal is applied to the clock input, and the clock input is the clock input of said parallel CS circuit, and from which said number of sampling signals are generated at the sampling signal outputs and fed to the control inputs of the switches of said CS circuits respectively, and said number of resetting signals are generated at said resetting signal outputs and fed to the control inputs of the integrators of the CS circuits respectively, and said number of multiplexing signals are generated at the multiplexing signal outputs, and said resetting signals, said sampling signals and said multiplexing signals are evenly time-interleaved; and

a multiplexer with said number signal inputs or input pairs (in the differential case, the same below), said number of control inputs, and a signal output or output pair, to which the signal outputs or output pairs of said CS circuits are applied to the signal inputs or input pairs respectively, and said multiplexing signals are applied to the control inputs respectively, and through which the outputs or output pairs of said CS circuits are multiplexed to the output or output pair of said parallel CS circuit when the outputs or output pairs of said CS circuits are in holding phases; and

said parallel CS circuit increases the sampling rate and makes the time interval between two successive sampling points possibly less than the sampling window according to claim 1.

4. A parallel BPCS circuit according to claim 2 comprising:

a number of BPCS circuits according to claim 2, in which all first signal inputs are connected together as the first signal input of said parallel BPCS circuit, all second signal inputs are connected together as the second signal input of said parallel BPCS circuit, and all the first

1999-09-28

-12-

Huvudföreläsaren Kansson

141

[Handwritten signature]

switches can be merged, and all the second switches can be merged, and all control signal generators in said BPCS circuits are omitted, and to which two ends of a differential analog signal is applied to the first signal input and the second signal input of said parallel BPCS circuit, and with which the parallel BPCS circuit is in a single ended version; or
a number of first or second differential version of BPCS circuits according to claim 2, in which all first signal inputs are connected together as the first signal input of said parallel BPCS circuit, and all second signal inputs are connected together as the second signal input of said parallel BPCS circuit, and all the first switches in said first BPCS circuits can be merged, and all the second switches in said first BPCS circuits can be merged, and all the first switches in said second BPCS circuits can be merged, and all the second switches in said second BPCS circuits can be merged, and all control signal generators of said BPCS circuits are omitted, and to which two ends of a differential analog signal are applied to the first signal input and the second signal input of said parallel BPCS circuit, and with which the parallel BPCS circuit is in a differential version; and
a control signal generator with a clock input, a clock output, an inverse clock output, said number of W&S signal outputs, said number of resetting signal outputs and said number of multiplexing signal outputs, to which a clock signal is applied to the clock input, and the clock input is the clock input of said parallel BPCS circuit, and from which a clock is generated at the clock output and fed to the control inputs of all first switches of said BPCS circuits, and an inverse clock is generated at the inverse clock output and fed to the control inputs of all second switches of said BPCS circuits, and said number of W&S signals are generated at the W&S signal outputs and fed to the control inputs of all W&S elements of said BPCS circuits, and said number of resetting signals are generated at the resetting signal outputs and fed to the control inputs of all integrators of said BPCS circuits, and said number of multiplexing signals are generated at the multiplexing signal outputs, and said resetting signals, said sampling signals and said multiplexing signals are evenly time-interleaved; and
a multiplexer with said number of signal inputs or input pairs, said number of control inputs, and a signal output or output pair, to which the signal outputs or output pairs of said BPCS circuits are applied to the signal inputs or input pairs respectively, and said multiplexing signals are applied to the control inputs respectively, and through which the outputs or output pairs of said BPCS circuits are multiplexed to the signal output or output pair when the signal outputs or output pairs of said BPCS circuits are in holding phases, and the signal output or output pair is the signal output or output pair of said parallel BPCS circuit; and
said parallel BPCS circuit increases the sampling rate and makes the time interval between two successive sampling points possibly smaller than the width of said W&S signal according to claim 2.

5. A frequency compensated CS circuit according to claims 1 and 3 comprising:
a CS circuit, or a first differential version of CS circuit, or a second differential version of CS circuit, according to claim 1; or
a signal ended version or a differential version of parallel CS circuit according to claim 3; and
an analog frequency compensating circuit with a signal input or input pair, and a signal output or output pair, with a frequency response proportional to $(2\pi f_1 \Delta t) / (\sin(2\pi f_1 \Delta t))$ according to claim 1, to which an analog signal is applied to the signal input or input pair, and from which the signal output is applied to the signal input of said CS circuit or the single ended version of said parallel CS circuit, or the signal output pair is applied to the first signal input and the second signal input of said first or second differential version of CS circuit or the differential version of said parallel CS circuit; or

1999-09-28

-13-

142

Huvudsaken Kassen

a digital frequency compensating circuit with a frequency response proportional to $(2\pi f_c \Delta t) / (\sin(2\pi f_c \Delta t))$ according to claim 1 is connected after an A/D converter converting the signal output or output pair of said CS circuits or parallel CS circuits to a digital signal.

6. A two-step BPCS circuit according to claims 2 and 4 comprising:

- a first BPCS circuit in any type according to claims 2 and 4, to which two ends of a differential analog signal is applied to the first signal input and the second signal input respectively, and a clock signal is applied to the clock input as the first clock, and said first signal input, the second signal input and the clock input are the first signal input, the second signal input and the clock input of said two-step BPCS circuit, and from which signal samples are produced at the signal output or output pair with a first sample rate; and
 - a chopping circuit with a signal input or input pair, a signal output or output pair, and a clock input, to which the signal output or output pair of said first BPCS circuit is applied to the signal input or input pair, and a second clock with a frequency equal to said first sample rate is applied to the clock input, and in which the signal is chopped symmetrically in time at the signal output or output pair with the frequency of said second clock; and
 - a differential-out amplifier with a signal input or input pair and a signal output pair, to which the signal output or output pair of said chopping circuit is applied to the signal input or input pair, and in which the signal is amplified differentially at the signal output pair; and
 - a second BPCS circuit in any type according to claims 2 and 4, to which the signal output pair of said amplifier is applied to the first signal input and the second signal input respectively, and said second clock is applied to the clock input, and from which signal samples are produced at the signal output or output pair with a second sample rate; and
 - a clock signal generator with a clock input and a clock output, to which said first clock signal is applied to said clock input, and from which a second is generated at the clock output and simultaneously fed to the clock input of said chopping circuit and the clock input of said second BPCS circuit; and
- arrangements with more steps can be constructed based on said two-step BPCS circuit.

7. Arrangements of building blocks in any type of said CS and BPCS circuits according to claims 1, 2, 3, 4, 5 and 6; and

an n-MOS arrangement of said switch comprising:

- an n-MOS transistor with the drain as the signal input, with the gate as the control input and with the source as the signal output; and

a CMOS arrangement of said switch comprising:

- an n-MOS transistor and a p-MOS transistor with their drains connected each other as the signal input, with their sources connected each other as the signal output, and with the gate of said n-MOS transistor as the control input; and
- an inverter with the input connected to the gate of said n-MOS transistor and with the output connected to the gate of said p-MOS transistor; and

an arrangement of said W&S element comprising:

- an n-MOS transistor with the drain as the signal input, with the gate as the control input, and with the source as the signal output; and

an passive arrangement of said integrator comprising:

- a capacitor with the first end as the signal input, and with the second end grounded; and
- an optional resistor inserted between said signal input and the first end of said capacitor when necessary; and

- an n-MOS transistor with the drain and the source connected to the first end and second end of said capacitor respectively, and with the gate as the control input; and

an passive arrangement of said differential integrator comprising:

1999-09-28

-14-

143

Huvudföremålet

a first passive arrangement of said integrator with the signal input and the signal output as the first signal input and the first signal output of said differential integrator respectively; and
a second passive arrangement of said integrator with the signal input and the signal output as the second signal input and the second signal output of said differential integrator respectively; and

an active arrangement of said integrator comprising:

a differential-in-single-out amplifier with the positive input grounded, with the negative input as the signal input of said integrator, and with the output as the signal output of said integrator; and

a capacitor with the first end connected to the negative input of said differential-in-single-out amplifier; and

an inverter with the input as the control input of said integrator; and

a first n-MOS arrangement or CMOS arrangement of said switch with the signal input connected to the negative input of said differential-in-single-out amplifier, with the control input connected to the control input of said integrator, and with the signal output connected to the output of said differential-in-single-out amplifier; and

a second n-MOS arrangement or CMOS arrangement of said switch with the signal input connected to the second end of said capacitor, with the control input connected to the control input of said integrator, and with the signal output grounded; and

a third n-MOS arrangement or CMOS arrangement of said switch with the signal input connected to the second end of said capacitor, with the control input connected to the output of said inverter and with the signal output connected to the output of said differential-in-single-out amplifier; and

an optional resistor inserted between the signal input of said integrator and the negative input of said differential-in-single-out amplifier when necessary; and

an active arrangement of said differential integrator comprising:

a differential-in-differential-out amplifier with the negative input, the positive input, the positive output and the negative output as the first signal input, the second signal input, the first signal output and the second signal output of said differential integrator; and

a first capacitor with the first end connected to the negative input of said differential-in-differential-out amplifier; and

a second capacitor with the first end connected to the positive input of said differential-in-differential-out amplifier; and

an inverter with the input as the control input of said differential integrator; and

a first n-MOS arrangement or CMOS arrangement of said switch with the signal input connected to the negative input of said differential-in-differential-out amplifier, with the control input connected to the control input of said differential integrator and with the signal output connected to the positive output of said differential-in-differential-out amplifier; and

a second n-MOS arrangement or CMOS arrangement of said switch with the signal input connected to the second end of said first capacitor, with the control input connected to the control input of said differential integrator and with the signal output grounded; and

a third n-MOS arrangement or CMOS arrangement of said switch with the signal input connected to the second end of said first capacitor, with the control input connected to the output of said inverter and with the signal output connected to the positive output of said differential-in-differential-out amplifier; and

a fourth n-MOS arrangement or CMOS arrangement of said switch with the signal input connected to the positive input of said differential-in-differential-out amplifier, with the control input connected to the control input of said differential integrator and with the

1999-09-28

-15-

144 ~~147~~

Huvudföreskriften

- signal output connected to the negative output of said differential-in-differential-out amplifier; and
- a fifth n-MOS arrangement or CMOS arrangement of said switch with the signal input connected to the second end of said second capacitor, with the control input connected to the control input of said differential integrator and with the signal output grounded; and
- a sixth n-MOS arrangement or CMOS arrangement of said switch with the signal input connected to the second end of said second capacitor, with the control input connected to the output of said inverter and with the signal output connected to the negative output of said differential-in-differential-out amplifier; and
- a first optional resistor inserted between the first signal input of said differential integrator and the negative input of said differential-in-differential-out amplifier when necessary; and
- a second optional resistor inserted between the second signal input of said differential integrator and the positive input of said differential-in-differential-out amplifier when necessary.

8. A front-end sampling radio receiver architecture using said BPCS circuits according to claims 2, 4, 6 and 7, comprising:
- a low pass filter with a signal input or input pair and a signal output or output pair and with a bandwidth up to twice the clock frequency, to which a radio signal is applied to the signal input or input pair; and
 - a low noise amplifier with a signal input or input pair and a signal output pair, to which the output or output pair of said low pass filter is applied to the signal input or input pair, and from which a differentially amplified radio signal is produced at the signal output pair; and
 - a local oscillator with a signal output, from which an I-clock signal is produced at the signal output; and
 - a $\pi/2$ phase shifter with a signal input and a signal output, to which said I-clock signal is applied to the signal input, and from which a Q-clock signal is produced at the signal output with the same amplitude and $\pi/2$ phase shift with respect to said I-clock signal; and
 - a first BPCS circuit and a second BPCS circuit in any type according to claims 2, 4, 6 and 7, to which two ends of the signal output pair of said low noise amplifier are respectively applied to the first signal inputs and the second signal inputs of both said first BPCS circuit and said second BPCS circuit respectively, and said I-clock signal is applied to the clock input of said first BPCS circuit, and said Q-clock signal is applied to the clock input of said second BPCS circuit, and from which the base-band I-samples of said radio signal are produced at the signal output or output pair of said first BPCS circuit, and the base-band Q-samples of said radio signal are produced at the signal output or output pair of said second BPCS circuit; and
 - said local oscillator, said phase shifter and the clock generators of said first and second BPCS circuits can be combined to produce differential I-clock signals and Q-clock signals more efficiently and accurately; and
 - said base-band I-sample and Q-samples can be further converted either by two separate analog-to-digital converters or by a single analog-to-digital converter with multiplexing to digital signals; and
 - said digital signals can be further processed by a digital signal processing (DSP) unit; and
 - said front-end sampling radio receiver architecture is a superior radio receiver architecture, in which analog part is greatly simplified and the capability of DSP is highly utilized.



1989-09-28

-16-

Huvudföran Kaseon

FIG. 1A




FIG. 1B





FIG. 1C



1989-09-28

-17-

Huvudföreläsningen




FIG. 2A




FIG. 2B

142 ~~141~~




FIG. 3

142




FIG. 4

1999-09-28

-20-

Huvudföreläsningen




FIG. 5



1999-09-28

-21-

Huvudföreläsningen

NORMALIZED
AMPLITUDE

FIG. 6A



Note: 1. $f_0=1000$ MHz.

2. I in solid line and Q in dash line.

FIG. 6B

1999-09-28


46 46129948

-22-

Huvudföreläsningen

151

$A/A_{\max}$ (linear scale)



$A/A_{\max}$ (linear scale)





FIG. 7A

$A/A_{\max}$ (linear scale)



$A/A_{\max}$ (linear scale)




FIG. 7B

Ink. t. Patent- och reg. verket

46 46129948

1999-09-28

-23-

Huvudföreläsningen





FIG. 8A







FIG. 8B



1999-09-20

-25-

Huvudföreläsning




FIG. 10

[illegible]





FIG. 11A



Note: 1. Ideal curve in solid line.
2. HSPICE simulation in dots.

FIG. 11B

1999-09-28

Huvudföreläsningen

156







FIG. 12B



Note: 1. Ideal curve in solid line.
 2. HSPICE simulation in dots.

FIG. 13B


THE UNIVERSITY OF CHICAGO

1899 -09- 2 8

-30-

Huvudföreläsning

159



160 *[Handwritten signature]*




FIG. 16

160 *[Handwritten signature]*



2do. EXAMEN DE FORMA PATENTE DE INVENCION

Folio 158

Radicación no 00-73259

Concepto Técnico no 0328

Clasificación Internacional de Patentes: H03H19/00

Practicado el examen de acuerdo a lo establecido en el Art. 38 de la Decisión 486 se determinó que esta solicitud de Patente de Invención:

- SI [☒] NO [☐] Contiene un resumen de la invención (Art.26-e).
- SI [☒] NO [☐] Contiene el título o nombre de la invención (Art.27-d).
- SI [☒] NO [☐] Contiene la descripción de la invención (Art.26-b).
- SI [☒] NO [☐] NO ES APLICABLE [☐] Contiene los dibujos necesarios para comprender la invención (Art.26-d)
- SI [☒] NO [☐] Contiene una o más reivindicaciones. (Art.26-c).
- SI [☐] NO [☐] NO ES APLICABLE [☒] Han sido desarrollados los productos y/o procedimientos a partir de recursos genéticos o de sus productos derivados de los que cualquiera de los Países Miembros es país de origen. (Art. 26- h).
- SI [☐] NO [☐] NO ES APLICABLE [☒] Los productos y/o procedimientos han sido obtenidos o desarrollados a partir de los conocimientos tradicionales de las comunidades indígenas, afroamericanas, o locales de los países miembros, de acuerdo a lo establecido en la Decisión 391 y sus modificaciones y reglamentaciones vigentes.(Art.26-i).
- SI [☐] NO [☒] La invención se refiere a un producto relativo a un material biológico. (Art.26-j).
- SI [☒] NO [☐] La prioridad coincide con la materia reivindicada.
- SI [☒] NO [☐] **CUMPLE LOS REQUISITOS TÉCNICOS**

OBSERVACIONES Y OTROS: SI [☐] NO [☒] ver hoja(s) anexa(s)

EXAMINADOR TÉCNICO
202050

Bogotá D. C., Febrero 10 del 2003.

Carrera 13 No. 27-00 Piso 5 y 10
Conmutador: 334 12 21-2-3-4
Fax: 281 31 25 e-mail: info@dic.gov.co
Santa Fe de Bogotá D.C. - Colombia



162

Industria y Comercio
SUPERINTENDENCIA

Folio: 159

2020
Bogotá DC

Doctor
GERMAN CASTILLO GRAU
Apoderado

REFERENCIA:	Radicación No.	00-73259
	Trámite	002
	Evento	001
	Actuación	416
	Oficio No.	0252
	Folios	001

Teniendo en cuenta que la solicitud de privilegio de patente que se tramita bajo el expediente indicado en la referencia, reúne los requisitos de forma establecidos en los artículos 26 y 27 de la Decisión 486 de la Comisión de la Comunidad Andina, y en las demás disposiciones vigentes sobre la materia, se envía el extracto de la solicitud a la Oficina de Comunicaciones para efecto de su publicación en la Gaceta de Propiedad Industrial, conforme lo establece el artículo 40 de la misma Decisión.

Cúmplase
Dado en Bogotá DC, a los

FEB. 2003

ALIX CARMENZA CÉSPEDES DE VERGEL
Jefe de la División de Nuevas Creaciones

202050

Carrera 13 No. 27-00 Piso 5 y 10
Conmutador: 334 12 21-2-3-4
Fax: 261 31 25 e-mail: info@sia.gov.co
Santa Fe de Bogotá D.C. - Colombia

DIVISION DE NUEVAS CREACIONES

RADICACIÓN EXPEDIENTE No. 00-073259

EL EXTRACTO DE LA PRESENTE SOLICITUD DE PATENTE DE INVENCION
FUE PUBLICADO EN LA GACETA DE PROPIEDAD INDUSTRIAL No 529, DE
FECHA 27 DE JUNIO DE 2003, EL TERMINO HABIL SEÑALADO POR LA LEY
EXPIRA EL 24 DE SEPTIEMBRE DE 2003.

NOTA: Dentro del plazo de los seis (6) meses siguientes a partir de la fecha de publicación en la gaceta de Propiedad Industrial, deberá solicitar y cancelar el examen de patentabilidad so pena de que la solicitud caiga en abandono, de acuerdo con lo establecido en el Artículo 44 de la Decisión 486/2000.

SE PRESENTARON OPOSICIONES POR PARTE DE TERCEROS.

SI **NO** **X**

Bogotá D.C., Diciembre de 2003

SUPERINTENDENCIA DE INDUSTRIA Y C MERO

RADICACIÓN: 0-73250

EDICTO No. 1290

**LA SECRETARÍA GENERAL AD-HOC
HACE SABER:**

Que esta Superintendencia profró Resolución No. 37124 de 30-DIC-2003. Que el contenido de la parte resolutive es como sigue: E Superintendente de Industria y Comercio.

RESUELVE

ARTICULO PRIMERO: Declarar abandonada la solicitud de privilegio de patente de invención contenida en el expediente de la referencia.

ARTICULO SEGUNDO: Notificar personalmente el contenido de la presente resolución al doctor Germán Castillo Grau, o a quien haga sus veces, quien actúa como apoderado de Telefonaktiebolaget LM Ericsson, entregándole copia de la misma, advirtiéndole que contra ella procede el recurso de reposición interpuesto ante el Superintendente de Industria y Comercio, al momento de la notificación o dentro de los 5 días hábiles siguientes a ella.


NOTIFÍQUESE Y CUMPLASE
Dada en Bogotá, D.C., a los

30 DIC. 2003

EL SUPERINTENDENTE DE INDUSTRIA Y COMERCIO,


J. J. ESCOBAR

Para notificar a los interesados, se fija el presente EDICTO en lugar visible al público en la SUPERINTENDENCIA DE INDUSTRIA Y COMERCIO, por el término de (10) diez días hábiles contados a partir de las 8:30 a.m. de hoy.

Secretaría General Ad-Hoc 22-ENE-2004  Este edicto se desfiga hoy 04-FEB-2004 a las cinco (5:00 p.m.) 
Secretaría General Ad-Hoc
EDICTO No. 1290