

[SS 3] ..erase all

[SS 1] parallel and processor

Results in EPODOC 23.710

[SS 2] 1 and architecture

Results in EPODOC 1.219

[SS 3] 2 and tree

Results in EPODOC 24

[SS 4] 3 and decision

Results in EPODOC 10

[SS 5] ..li



1/10 © EPODOC / EPO

PN - [MX2016011670](#) A 20161107

PR - US201414216990
20140317; WO2015US20050
20150312

AP - MX20160011670 20150312


DT - I

CCI - [G06F17/30961](#) ; [G06F17/30979](#) ;
[G06N5/022](#)

PA - MICROSOFT TECHNOLOGY
LICENSING LLC [US]

TI - **PARALLEL DECISION TREE
PROCESSOR ARCHITECTURE**

AB - Disclosed herein is a **decision tree** multi-processor system. The system includes a plurality of **decision tree** processors that access a common feature vector and execute one or more **decision** trees with respect to the common feature vector.



2/10 © EPODOC / EPO

PN - [PH12016501639](#) A1 20161003


PR - US201414216990
20140317; WO2015US20050
20150312

AP - PH12016501639 20160817

DT - I

CCI - [G06F17/30961](#) ; [G06F17/30979](#) ;
[G06N5/022](#)

PA - MICROSOFT TECHNOLOGY
LICENSING LLC [US]



TI - **PARALLEL DECISION TREE PROCESSOR ARCHITECTURE**

AB - Disclosed herein is a **decision tree** multi-processor system. The system includes a plurality of **decision tree** processors that access a common feature vector and execute one or more **decision** trees with respect to the common feature vector.

3/10 © EPODOC / EPO

PN - [KR20160132853](#) A 20161121

PR - US201414216990 20140317; WO2015US20050 20150312


AP - KR20167025570 20150312

DT - I

CCI - [G06F17/30961](#) ; [G06F17/30979](#) ; [G06N5/022](#)

PA - MICROSOFT TECHNOLOGY LICENSING LLC [US]

TI - **PARALLEL DECISION TREE PROCESSOR ARCHITECTURE**



4/10 © EPODOC / EPO

PN - [CN106133721](#) A 20161116

PR - US201414216990 20140317; WO2015US20050 20150312

AP - CN2015814613 20150312


DT - I

CCI - [G06F17/30961](#) ; [G06F17/30979](#) ; [G06N5/022](#)

PA - MICROSOFT TECHNOLOGY LICENSING LLC

TI - **Parallel decision tree processor architecture**

AB - Disclosed herein is a **decision tree** multi-processor system. The system includes a plurality of **decision tree** processors that access a common feature vector and execute one or more **decision** trees with respect to the common feature vector.



5/10 © EPODOC / EPO

PN - [SG11201607431X](#) A 20161028

PR - US201414216990 20140317; WO2015US20050 20150312

AP - SGX11201607431 20150312

DT - I

CCI - [G06F17/30961](#) ; [G06F17/30979](#) ; [G06N5/022](#)

PA - MICROSOFT TECHNOLOGY LICENSING LLC [US]

TI - PARALLEL DECISION TREE PROCESSOR ARCHITECTURE

6/10 © EPODOC / EPO

PN - [AU2015231828](#) A1 20160908

PR - US201414216990
20140317; WO2015US20050
20150312

AP - AU20150231828 20150312


DT - I

CCI - [G06F17/30961](#) ; [G06F17/30979](#) ;
[G06N5/022](#)

PA - MICROSOFT TECHNOLOGY
LICENSING LLC

TI - Parallel decision tree processor
architecture

AB - Disclosed herein is a **decision
tree** multi-processor system. The
system includes a plurality
of **decision tree** processors that
access a common feature vector
and execute one or more **decision**
trees with respect to the common
feature vector.



7/10 © EPODOC / EPO

PN - [CA2939959](#) A1 20150924

PR - US201414216990
20140317; WO2015US20050
20150312

AP - CA20152939959 20150312


DT - I

CCI - [G06F17/30961](#) ; [G06F17/30979](#) ;
[G06N5/022](#)

PA - MICROSOFT TECHNOLOGY
LICENSING LLC [US]

TI - PARALLEL DECISION TREE
PROCESSOR ARCHITECTURE

AB - Disclosed herein is a **decision
tree** multi-processor system. The
system includes a plurality
of **decision tree** processors that
access a common feature vector
and execute one or more **decision**
trees with respect to the common
feature vector.



8/10 © EPODOC / EPO

PN

- [US2015262064](#) A1 20150917

PR

- US201414216990 20140317

AP

- US201414216990 20140317

DT

- *; Rep

CT

- || R141 (A1)
[US6212628](#) B1 20010403 [
] (ABERCROMBIE ANDREW P [US],
et al)

CTNP


- || R141 (A1)
[] - OBERG, J. et al, "Random
decision tree body part
recognition using FPGAs." 2012
22nd Intl. Conf. on Field
Programmable Logic and
Applications (FPL) IEEE. (8 pages),
[] - JIANG, W. et al, "Decision
forest: a scalable architecture for
flexible flow matching on FPGA." 2010 Intl. Conf. on Field
Programmable Logic and
Applications (FPL) IEEE. (6 pages),
[] - FAROOQ, U. et al., "Tree-
based Heterogeneous FPGA
Architectures: Application Specific
Exploration and Optimization."
Springer Science & Business
Media, 2012. Chapter 2, 43 pages.,
[] - WALDVOGEL, B.,
"Accelerating random forests on
CPUs and GPUs for object-class
image segmentation." Master's
Thesis, Universitat Bonn. July 18,
2013. 97 pages.,
[] - BHATOTIA, P. et al.,
"Shredder: GPU-accelerated
incremental storage and
computation" in FAST, 10th USENIX
Conf. on File and Storage
Technologies (2012) 14 pp.,
[] - JONES, B. et al., "Double
buffering" comment downloaded
from web forum [www.fpgarelated.
com/showthread/comp.arch.
fpga/55681-1.php] comment dated
Dec. 4, 2006. 2 pages.,
[] - SAQUIB, F. et al., "Pipelined
Decision Tree Classification
Accelerator Implementation in
FPGA," IEEE Trans. on Computers,
Vol. 64, No. 1, Preprint Available
18 Oct 2013, DOI [10.1109/TC.2013.204](#), 6 pp. see <http:
//ieeexplore.ieee.
org/document/6636881/>
,

CCI

- [G06F17/30961](#) ; [G06F17/30979](#) ;
[G06N5/022](#)

PA

- MICROSOFT CORP [US]



TI - **PARALLEL DECISION TREE
PROCESSOR ARCHITECTURE**

AB - Disclosed herein is a **decision tree** multi-**processor** system. The system includes a plurality of **decision tree** processors that access a common feature vector and execute one or more **decision** trees with respect to the common feature vector.

9/10 © EPODOC / EPO

PN - [EP3120262](#) A1 20170125

PR - US201414216990 20140317; WO2015US20050 20150312


AP - EP20150713082 20150312

DT - I

CCI - [G06F17/30961](#) ; [G06F17/30979](#) ; [G06N5/022](#)

PA - MICROSOFT TECHNOLOGY LICENSING LLC [US]

TI - **PARALLEL DECISION TREE
PROCESSOR ARCHITECTURE**



10/10 © EPODOC / EPO

PN - [WO2015142595](#) A1 20150924


PR - US201414216990 20140317

AP - WO2015US20050 20150312

DT - **

CT - |EP| ISR (A1)
[XP032314594](#) A[I];
[XP031359593](#) A[I];
[US2003229630](#) A1 20031211
[I] (KAMATH CHANDRIKA [US], et al)
[I] 1-10
* abstract *
* paragraph [0019] -
paragraph [0020] *;
[US2013156298](#) A1 20130620
[A] (KOHLI PUSHMEET [GB], et al)
[A] 3,4,6,10
* paragraph [0024] -
paragraph [0026]; figure 1 *
* paragraph [0035]; figure 5 *

CTNP - |EP| ISR (A1)
[I] - YANHONG XU ET AL,
"Network traffic on-line
classification using decision
tree fast parallel processing
strategy", NETWORK
INFRASTRUCTURE AND DIGITAL
CONTENT (IC-NIDC), 2012 3RD
IEEEINTERNATIONAL
CONFERENCE ON, IEEE,



(20120921), doi: [10.1109/ICNIDC.2012.6418771](https://doi.org/10.1109/ICNIDC.2012.6418771), ISBN 978-1-4673-2201-0, pages 339 - 343, XP032314594
[I] 1,5,7
* page 342, column I, line 1 - line 36; figure 2 *
[I] - XIAO-JIAN CUI ET AL, "A combination classification method of multiple decisions trees-based on generic algorithm towards customer behavior", MANAGEMENTSCIENCEAND ENGINEERING, 2008. ICMSE 2008. 15TH ANNUAL CONFERENCE PROCEEDINGS., INTERNATIONAL CONFERENCE ON, IEEE, PISCATAWAY, NJ, USA, (20080910), ISBN 978-1-4244-2387-3, pages 104 - 108, XP031359593
[I] 1-10
* page 105, column I, line 13 - page 106, column I, line 16; figures 1,2 *

- CCI - [G06F17/30961](#) ; [G06F17/30979](#) ; [G06N5/022](#)
- PA - MICROSOFT TECHNOLOGY LICENSING LLC [US]
- TI - **PARALLEL DECISION TREE PROCESSOR ARCHITECTURE**
- AB - Disclosed herein is a **decision tree** multi-**processor** system. The system includes a plurality of **decision tree** processors that access a common feature vector and execute one or more **decision** trees with respect to the common feature vector.